


# Understanding Ending Timing:


Frequency outputs: 220 - 880Hz

Timing per note: min  $\frac{1}{32}$  seconds  
for Für Elise, min 125ms  
or  $\frac{1}{8}$  sec

- 1 timer for PWM generation, maybe TIM2 General purpose w/ PWM
- 1 timer for counting delays on TIM6 basic timer notes and rests.

MLU






Notes:

Reg Preload registers transferred to active registers on U event according to control bit

↘ Event

↗ Interrupt & DMA output

MS33142V1



**Figure 19. Basic structure of an I/O port bit**

